

TPS5430/31EVM-173 3-A, SWIFT™ Regulator Evaluation Module

	Contents
1	Introduction
2	Test Setup and Results
3	Board Layout
4	Schematic and Bill of Materials
	List of Figures
1	TPS5430 Efficiency
2	TPS5431 Efficiency
3	TPS5430 Load Regulation
4	TPS5431 Load Regulation
5	TPS5430 Line Regulation
6	TPS5431 Line Regulation
7	PS5430 Transient Response
8	TPS5431 Transient Response
9	TPS5430 Loop Response
10	PS5431 Loop Response
11	TPS5430 Output Ripple
12	PS5431 Output Ripple
13	TPS5430 Input Ripple
14	TPS5431 Input Ripple 1
15	TPS5430 and TPS5431 Start-Up
16	Top-Side Layout
17	Bottom-Side Layout (Looking From Top Side)
18	Top-Side Assembly
19	TPS543 <mark>0EVM-173 Schematic</mark>
	List of Tables
1	Input Voltage and Output Current Summary
2	TPS5430EVM-173 and TPS5431EVM-173 Performance Specification Summary
3	Output Voltages Available
4	EVM Connectors and Test Points
5	TPS5430FVM-173 Bill of Materials

SWIFT, PowerPAD are trademarks of Texas Instruments.



1 Introduction

This user's guide contains background information for the TPS5430 and TPS5431 as well as support documentation for the TPS5430EVM-173 evaluation module (HPA173-001) and the TPS5431EVM-173 evaluation module (HPA173-002). Also included are the performance specifications, the schematic, and the bill of materials for the TPS5430EVM-173 and the TPS5431EVM-173.

1.1 Background

The TPS5430 and TPS5431 dc/dc converters are designed to provide up to a 3-A output from an input voltage source of 5.5 V to 36 V (TPS5430) or 5.5 V to 23 V (TPS5431EVM-173). Rated input voltage and output current range for the evaluation module is given in Table 1. This evaluation module is designed to demonstrate the small printed-circuit-board areas that may be achieved when designing with the TPS5430 and TPS5431 regulators. The switching frequency is internally set at a nominal 500 kHz. The high-side MOSFET is incorporated inside the TPS5430/31 package along with the gate drive circuitry. The low drain-to-source on resistance of the MOSFET allows the TPS5430/31 to achieve high efficiencies and helps keep the junction temperature low at high output currents. The compensation components are provided internal to the integrated circuit (IC), whereas an external divider allows for an adjustable output voltage. Additionally, the TPS5430/31 provides an enable input. The absolute maximum input voltage is 38 V for the TPS5430EVM-173 and 25 V for the TPS5431EVM-173.

Table 1. Input Voltage and Output Current Summary

EVM	INPUT VOLTAGE RANGE	OUTPUT CURRENT RANGE
TPS5430EVM-173	VIN = 10 V to 35 V	0 A to 3 A
TPS5431EVM-173	VIN = 9 V to 21 V	0 A to 3 A

1.2 Performance Specification Summary

A summary of the TPS5430EVM-173 performance specifications is provided in Table 2. Specifications are given for an input voltage of VIN = 15 V and an output voltage of 5 V, unless otherwise specified. The TPS5430EVM-173 is designed and tested for VIN = 10 V to 35 V. The ambient temperature is 25°C for all measurements, unless otherwise noted.

Table 2. TPS5430EVM-173 and TPS5431EVM-173 Performance Specification Summary

SPECI	FICATION	TEST CONDITIONS		MIN	TYP	MAX	UNIT
VIN voltage range	TPS5430EVM-173			10	15	35	V
	TPS5431EVM-173			9	15	21	
Output voltage set po	oint				5.0		V
Output current range		V _{IN} = 3.3 V	V _{IN} = 3.3 V			3	Α
Line regulation	TPS5430EVM-173	$I_0 = 0 A - 3 A$, $VIN = 3$	$I_0 = 0 A - 3 A$, VIN = 10 V - 35 V		±0.07%		
	TPS5431EVM-173	$I_0 = 0 A - 3 A$, VIN = 9	9 V – 21 V		±0.04%	M	
Load regulation	TPS5430EVM-173	$VIN = 15 \text{ V}, I_0 = 0 \text{ A to}$	±0.03%				
	TPS5431EVM-173		±0.05%				
Load transient	TPS5430EVM-173	$I_O = 0.75 \text{ A to } 2.25 \text{ A}$	Voltage change		-50		mV
response			Recovery time		150		μs
	TPS5431EVM-173		Voltage change		-40		mV
			Recovery time		150		μs
	TPS5430EVM-173	$I_O = 2.25 \text{ A to } 0.75 \text{ A}$	Voltage change		50		mV
			Recovery time		150		μs
	TPS5431EVM-173		Voltage change		40		mV
			Recovery time		150		μs
Loop bandwidth	TPS5430EVM-173	VIN = 25 V, I _O = 1 A			25.0		kHz
	TPS5431EVM-173	VIN = 15 V, I _O = 1 A			23.9		



Table 2. TPS5430EVM-173 and TP	S5431EVM-173 Performance Specif	fication Summary (conti	nued)

SPECIFI	CATION	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Phase margin	TPS5430EVM-173	VIN = 25 V , I _O = 1 A		50		0
	TPS5431EVM-173	VIN = 15 V, I _O = 1 A		51		
Input ripple voltage	TPS5430EVM-173	I _O = 3 A		255	300	mVpp
	TPS5431EVM-173			295	350	
Output ripple voltage	TPS5430EVM-173	I _O = 3 A		20		mVpp
	TPS5431EVM-173			20		
Output rise time				8		ms
Operating frequency				500		kHz
Max efficiency TPS5430EVM-173		$VIN = 10 \text{ V}, \text{ V}_{O} = 5 \text{ V}, \text{ I}_{O} = 0.75 \text{ A}$	9:	3.6%		
TPS5431EVM-173		$VIN = 9 \text{ V}, \text{ V}_{O} = 5 \text{ V}, \text{ I}_{O} = 0.75 \text{ A}$	9.	4.0%		

1.3 Modifications

These evaluation modules are designed to demonstrate the small size that can be attained when designing with the TPS5430 and TPS5431. A few changes can be made to this module.

1.3.1 **Output Voltage Set Point**

To change the output voltage of the EVMs, it is necessary to change the value of resistor R2. Changing the value of R2 can change the output voltage above 1.25 V. The value of R2 for a specific output voltage can be calculated using Equation 1.

$$R2 = 10 \text{ k}\Omega \times \frac{1.221 \text{ V}}{\text{V}_{\text{O}} - 1.221 \text{ V}}$$
 (1)

Table 3 lists the R2 values for some common output voltages. Note that VIN must be in a range so that the minimum on-time is greater than 200 ns, and the maximum duty cycle is less than 87%. The values given in Table 3 are standard values, not the exact value calculated using Equation 1.

Table 3. Output Voltages Available

Output Voitage (V)	R_2 Value (k Ω)
1.8	21.5
2.5	9.53
3.3	5.90
5	3.24

Test Setup and Results 2

This section describes how to properly connect, set up, and use the TPS5430EVM-173 and TPS5431EVM-173 evaluation modules. The section also includes test results typical for the evaluation modules and covers efficiency, output voltage regulation, load transients, loop response, output ripple, input ripple, and startup.

2.1 Input / Output Connections

The TPS5430EVM-173 and TPS5431EVM-173 are provided with input/output connectors and test points as shown in Table 4. A power supply capable of supplying 3 A should be connected to J1 through a pair of 20 AWG wires. The load should be connected to J3 through a pair of 20 AWG wires. The maximum load current capability should be 3 A. Wire lengths should be minimized to reduce losses in the wires. Test-point TP1 provides a place to monitor the VIN input voltages with TP2 providing a convenient ground reference. TP3 is used to monitor the output voltage with TP4 as the ground reference.

SLVU157-March 2006



Table 4. EVM Connectors and Test Points

Reference Designator	Function		
J1	VIN (see Table 1 for Vin range)		
J2	OUT, 5 V at 3 A maximum		
JP1	2-pin header for enable. Connect EN to ground to disable, open to enable.		
TP1	VIN test point at VIN connector		
TP2	GND test point at VIN		
TP3	Output voltage test point at OUT connector		
TP4	GND test point at OUT connector		
TP5	Test point between voltage divider network and R3. Used for loop response measurements.		
TP6	PH test point		

2.2 Efficiency

The efficiency for both EVMs peak at a load current of about 0.75 A, and then decrease as the load current increases towards full load. Figure 1 shows the efficiency for the TPS5430EVM-173 at an ambient temperature of 25°C.




Figure 2 shows the efficiency for the TPS5431EVM-173 at an ambient temperature of 25°C.






Figure 2. TPS5431 Efficiency

The efficiency is lower at higher ambient temperatures, due to temperature variation in the drain-to-source resistance of the MOSFETs.

2.3 Output Voltage Load Regulation

The load regulation for the TPS5430EVM-173 and TPS5431EVM-173 are shown in Figure 3 and Figure 4.




Figure 3. TPS5430 Load Regulation






Figure 4. TPS5431 Load Regulation

Measurements are given for an ambient temperature of 25°C.

2.4 Output voltage Line Regulation

The load regulation for the TPS5430EVM-173 and TPS54310EVM-173 are shown in Figure 5 and Figure 6.




Figure 5. TPS5430 Line Regulation






Figure 6. TPS5431 Line Regulation

2.5 Load Transients

The TPS5430EVM-173 and TPS5431EVM-173 response to load transients is shown in Figure 7 and Figure 8. The current step is from 25% to 75% of maximum rated load. Total peak-to-peak voltage variation is as shown, including ripple and noise on the output.




Figure 7. PS5430 Transient Response






Figure 8. TPS5431 Transient Response

2.6 Loop Characteristics

The TPS5430EVM-173 and TPS5431EVM-173 loop-response characteristics are shown in Figure 9 and Figure 10. Gain and phase plots are shown for VIN voltage of 25 V For the TPS5430EVM-173 and 15 V for the TPS5431EVM-173. Load current for both measurements is 1 A.




Figure 9. TPS5430 Loop Response






Figure 10. PS5431 Loop Response

2.7 Output Voltage Ripple

The TPS5430EVM-173 and TPS5431EVM-173 output voltage ripple is shown in Figure 11 and Figure 12. The output current is the rated full load of 3 A. Voltage is measured directly across output capacitors.




Figure 11. TPS5430 Output Ripple






Figure 12. PS5431 Output Ripple

2.8 Input Voltage Ripple

The TPS5430EVM-173 and TPS5431EVM-173 input voltage ripple is shown in Figure 13 and Figure 14. The output current for each device is at full rated load of 3 A.




Figure 13. TPS5430 Input Ripple






Figure 14. TPS5431 Input Ripple

2.9 Powering Up

The start-up waveform is shown in Figure 15. The top trace shows ENA, and the bottom trace shows Vout. Initially, the output is inhibited by using a jumper at JP1 to tie EN to GND. When the jumper is removed, ENA is released. When the ENA voltage reaches the enable-threshold voltage of 1.06 V, the start-up sequence begins and the internal reference voltage begins to ramp up at the internally set rate towards 1.221 V and the output voltage ramps up to the externally set value of 5 V. The start-up waveform is the same for both the TPS5430EVM-173 and the TPS5431EVM-173.




Figure 15. TPS5430 and TPS5431 Start-Up

3 Board Layout

This section provides a description of the TPS5430EVM-173 and TPS5431EVM-173 board layout and layer illustrations.




3.1 Layout

The board layout for the TPS5430EVM-173 and TPS5431EVM-173 is shown in Figure 16 through Figure 18. Both EVM circuits use the same printed-circuit board (HPA173). The topside layer of the EVM is laid out in a manner typical of a user application. The top and bottom layers are 2-oz. copper.

The top layer contains the main power traces for VIN, OUT, and VPHASE. Also on the top layer are connections for the remaining pins of the TPS5430 and a large area filled with ground. The bottom layer contains ground and signal routes for the ENA feature. The top and bottom and internal ground traces are connected with multiple vias placed around the board including four vias directly under the TPS5430 device to provide a thermal path from the PowerPAD™ land to ground.

The input decoupling capacitor (C1) and bootstrap capacitor (C2) are all located as close to the IC as possible. In addition, the voltage set-point resistor divider components are also kept close to the IC. The voltage divider network ties to the output voltage at the point of regulation, the copper Vout trace past the output capacitor C3. For the TPS5430 an additional input bypass capacitor (C4) is required.








Figure 17. Bottom-Side Layout (Looking From Top Side)




Figure 18. Top-Side Assembly

4 Schematic and Bill of Materials

The TPS5430EVM-173 and TPS5431EVM-173 schematic and bill of materials are presented in this section.



4.1 Schematic

The schematic for the TPS5430EVM-173 and TPS5431EVM-173is shown in Figure 19.




Figure 19. TPS5430EVM-173 Schematic



4.2 Bill of Materials

The bill of materials for the TPS5430EVM-173 and TPS5431EVM-173 is given by Table 5.

Table 5. TPS5430EVM-173 Bill of Materials

Count		RefDes	Value	Description	Description Size		MFR
-001	-002						
1	0	C1	4.7 μF	Capacitor, Ceramic, 50V, X7R, 20%	1812	C4532X5R1H475M T	TDK
0	1		10 μF	Capacitor, Ceramic, 25V, X7R, 20%	1812	C4532X7R1E106K T	TDK
1	1	C2	0.01 μF	Capacitor, Ceramic, 50V, X7R, 10%	0603	C1608X7R1H103K	TDK
1	1	C3	220 μF	Capacitor, POSCAP, 10V, 40mΩ, 20%	7343(D)	10TPB220M	Sanyo
1	0	C4	4.7 μF	Capacitor, Ceramic, 50V, X5R, 20%	1812	C4532X5R1H475M T	TDK
1	1	D1		Diode, Schottky, 3A, 40V	SMA	B340A	Diode Inc
2	2	J1, J2		Terminal Block, 2-pin, 6-A, 3,5mm	0.27 × 0.25	ED1514	OST
1	1	JP1		Header, 2pin, 100mil spacing, (36-pin strip)	0.100 × 2	PTC36SAAN	Sullins
1	0	L1	22 μΗ	Inductor, Power, 3.6A, $50m\Omega$	0.484×0.484	MSS1278-223MLB	Coilcraft
0	1		18 μΗ	Inductor, Power, 4A, 43mΩ	0.484×0.484	MSS1278-183MLB	Coilcraft
1	1	R1	10.0k	Resistor, Chip, 1/16W, 1%	0603	Std	Std
1	1	R2	3.24k	Resistor, Chip, 1/16W, 1%	0603	Std	Std
1	1	R3	0	Resistor, Chip, 1/16W, 1%	0603	Std	Std
4	4	TP1, TP3, TP5, TP6		Test Point, Red, Thru Hole Color Keyed	0.100 × 0.100	5000	Keystone
2	2	TP2, TP4		Test Point, Black, Thru Hole Color Keyed	0.100×0.100	5001	Keystone
1	0	U1		IC, Switching Step-Down Regulator, 5.5V-36V, 3A	SO8[DDA]	TPS5430DDA	TI
0	1	01		IC, Switching Step-Down Regulator, 5.5V-23V, 3A	SO8[DDA]	TPS5431DDA	TI
1	1	- //		PCB, 1.95 ln × 1.65 ln × 0.062 ln		HPA173	Any
1	1	_ /_		Shunt, 100mil, Black	0.100	929950-00	3M



EVALUATION BOARD/KIT IMPORTANT NOTICE

Texas Instruments (TI) provides the enclosed product(s) under the following conditions:

This evaluation board/kit is intended for use for **ENGINEERING DEVELOPMENT**, **DEMONSTRATION**, **OR EVALUATION PURPOSES ONLY** and is not considered by TI to be a finished end-product fit for general consumer use. Persons handling the product(s) must have electronics training and observe good engineering practice standards. As such, the goods being provided are not intended to be complete in terms of required design-, marketing-, and/or manufacturing-related protective considerations, including product safety and environmental measures typically found in end products that incorporate such semiconductor components or circuit boards. This evaluation board/kit does not fall within the scope of the European Union directives regarding electromagnetic compatibility, restricted substances (RoHS), recycling (WEEE), FCC, CE or UL, and therefore may not meet the technical requirements of these directives or other related directives.

Should this evaluation board/kit not meet the specifications indicated in the User's Guide, the board/kit may be returned within 30 days from the date of delivery for a full refund. THE FOREGOING WARRANTY IS THE EXCLUSIVE WARRANTY MADE BY SELLER TO BUYER AND IS IN LIEU OF ALL OTHER WARRANTIES, EXPRESSED, IMPLIED, OR STATUTORY, INCLUDING ANY WARRANTY OF MERCHANTABILITY OR FITNESS FOR ANY PARTICULAR PURPOSE.

The user assumes all responsibility and liability for proper and safe handling of the goods. Further, the user indemnifies TI from all claims arising from the handling or use of the goods. Due to the open construction of the product, it is the user's responsibility to take any and all appropriate precautions with regard to electrostatic discharge.

EXCEPT TO THE EXTENT OF THE INDEMNITY SET FORTH ABOVE, NEITHER PARTY SHALL BE LIABLE TO THE OTHER FOR ANY INDIRECT, SPECIAL, INCIDENTAL, OR CONSEQUENTIAL DAMAGES.

TI currently deals with a variety of customers for products, and therefore our arrangement with the user is not exclusive.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein.

Please read the User's Guide and, specifically, the Warnings and Restrictions notice in the User's Guide prior to handling the product. This notice contains important safety information about temperatures and voltages. For additional information on TI's environmental and/or safety programs, please contact the TI application engineer or visit www.ti.com/esh.

No license is granted under any patent right or other intellectual property right of TI covering or relating to any machine, process, or combination in which such TI products or services might be or are used.

FCC Warning

This evaluation board/kit is intended for use for **ENGINEERING DEVELOPMENT**, **DEMONSTRATION**, **OR EVALUATION PURPOSES ONLY** and is not considered by TI to be a finished end-product fit for general consumer use. It generates, uses, and can radiate radio frequency energy and has not been tested for compliance with the limits of computing devices pursuant to part 15 of FCC rules, which are designed to provide reasonable protection against radio frequency interference. Operation of this equipment in other environments may cause interference with radio communications, in which case the user at his own expense will be required to take whatever measures may be required to correct this interference.

EVM WARNINGS AND RESTRICTIONS

It is important to operate this EVM within the input voltage range and the output current range specified in Table 1.

Exceeding the specified input range may cause unexpected operation and/or irreversible damage to the EVM. If there are questions concerning the input range, please contact a TI field representative prior to connecting the input power.

Applying loads outside of the specified output range may result in unintended operation and/or possible permanent damage to the EVM. Please consult the EVM User's Guide prior to connecting any load to the EVM output. If there is uncertainty as to the load specification, please contact a TI field representative.

During normal operation, some circuit components may have case temperatures greater than 55°C. The EVM is designed to operate properly with certain components above 60°C as long as the input and output ranges are maintained. These components include but are not limited to linear regulators, switching transistors, pass transistors, and current sense resistors. These types of devices can be identified using the EVM schematic located in the EVM User's Guide. When placing measurement probes near these devices during operation, please be aware that these devices may be very warm to the touch.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2006, Texas Instruments Incorporated

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications			
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio		
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive		
DSP	dsp.ti.com	Broadband	www.ti.com/broadband		
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol		
Logic	logic.ti.com	Military	www.ti.com/military		
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork		
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security		
		Telephony	www.ti.com/telephony		
		Video & Imaging	www.ti.com/video		
		Wireless	www.ti.com/wireless		

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2006, Texas Instruments Incorporated